

Pin List: ZEM4310

2025-07-03

[illegible]

Con nect or	Pi n	HSMC	HSMC+ ok	HSMC+ok Jumper Silkscreen	ASP- 12295 3-01	FP GA Pin	FPGA Pin Descrip tion	I/O Ba nk	Len ^g th (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connec tor	BRK 4310 Pin
J2	20	XCVR_R Xp4	+VCCIO5	23	14								JP2A	9
J2	21	XCVR_T Xn4			15									
J2	22	XCVR_R Xn4			16									
J2	23													
J2	24		Y_HSMC _VS0	24									JP2A	10
J2	25	XCVR_T Xp3			17									
J2	26	XCVR_R Xp3			18									
J2	27	XCVR_T Xn3			19									
J2	28	XCVR_R Xn3			20									
J2	29		+VCCIO6	29									JP2A	11
J2	30		Y_HSMC _VS1	30									JP2A	12
J2	31	XCVR_T Xp2			21									
J2	32	XCVR_R Xp2			22									
J2	33	XCVR_T Xn2			23									
J2	34	XCVR_R Xn2			24									
J2	35		VREF_B ANK4	35									JP2A	13
J2	36		Y_HSMC _VS2	36									JP2A	14
J2	37	XCVR_T Xp1			25									
J2	38	XCVR_R Xp1			26									
J2	39	XCVR_T Xn1			27									

[illegible]

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-12295 3-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J2	60													
J2	61	D0	D0		41	U12	B28p	4	53.848				JP2A	31
J2	62	D1	D1		42	U13	B32p	4	54.019				JP2A	28
J2	63	D2	D2		43	W15	B35p	4	53.848				JP2A	33
J2	64	D3	D3		44	AB18	IO	4	53.952				JP2A	30
J2	65	+3.3VDD	+3.3VDD		45								JP2A/B/C	1
J2	66	+12VDD	+12VDD		46									
J2	67	D4 / LVDS_TX p0	D4 / LVDS_TX p0		47	J19	R10p	6	54.241				JP2A	35
J2	68	D5 / LVDS_R Xp0	D5 / LVDS_R Xp0		48	AA13	B23p	4	54.221	R71			JP2A	32
J2	69	D6 / LVDS_TX n0	D6 / LVDS_TX n0		49	J20	R10n	6	54.233				JP2A	37
J2	70	D7 / LVDS_R Xn0	D7 / LVDS_R Xn0		50	AB13	B23n	4	54.108	R71			JP2A	34
J2	71	+3.3VDD	+3.3VDD		51									
J2	72	+12VDD	+12VDD		52									
J2	73	D8 / LVDS_TX p1	D8 / LVDS_TX p1		53	H17	R5p	6	53.784				JP2B	3
J2	74	D9 / LVDS_R Xp1	D9 / LVDS_R Xp1		54	AA14	B25p	4	54.290	R72			JP2B	4
J2	75	D10 / LVDS_TX n1	D10 / LVDS_TX n1		55	G18	R5n	6	53.876				JP2B	5
J2	76	D11 / LVDS_R Xn1	D11 / LVDS_R Xn1		56	AB14	B25n	4	54.249	R72			JP2B	6
J2	77	+3.3VDD	+3.3VDD		57									
J2	78	+12VDD	+12VDD		58									
J2	79	D12 / LVDS_TX p2	D12 / LVDS_TX p2		59	K18	R13p	6	53.983				JP2B	7

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-12295 3-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J2	97	D24 / LVDS_TX p5	D24 / LVDS_TX p5		77	H19	R9p	6	53.669				JP2B	19
J2	98	D25 / LVDS_R Xp5	D25 / LVDS_R Xp5		78	AA17	B37p	4	54.098	R76			JP2B	20
J2	99	D26 / LVDS_TX n5	D26 / LVDS_TX n5		79	H20	R9n	6	53.652				JP2B	21
J2	100	D27 / LVDS_R Xn5	D27 / LVDS_R Xn5		80	AB17	B37n	4	54.000	R76			JP2B	22
J2	101	+3.3VDD	+3.3VDD		81									
J2	102	+12VDD	+12VDD		82									
J2	103	D28 / LVDS_TX p6	D28 / LVDS_TX p6		83	M21	R19p	5	53.716				JP2B	23
J2	104	D29 / LVDS_R Xp6	D29 / LVDS_R Xp6		84	AA20	B39p	4	53.782	R77			JP2B	24
J2	105	D30 / LVDS_TX n6	D30 / LVDS_TX n6		85	M22	R19n	5	53.720				JP2B	25
J2	106	D31 / LVDS_R Xn6	D31 / LVDS_R Xn6		86	AB20	B39n	4	53.844	R77			JP2B	26
J2	107	+3.3VDD	+3.3VDD		87									
J2	108	+12VDD	+12VDD		88									
J2	109	D32 / LVDS_TX p7	D32 / LVDS_TX p7		89	J21	R15p	6	53.991				JP2B	27
J2	110	D33 / LVDS_R Xp7	D33 / LVDS_R Xp7		90	Y14	B29p	4	54.059	R78			JP2B	28
J2	111	D34 / LVDS_TX n7	D34 / LVDS_TX n7		91	J22	R15n	6	53.948				JP2B	29

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK4310 Connector	BRK 4310 Pin
J2	112	D35 / LVDS_R Xn7	D35 / LVDS_R Xn7		92	Y15	B29n	4	53.987	R78			JP2B	30
J2	113	+3.3VDD	+3.3VDD		93									
J2	114	+12VDD	+12VDD		94									
J2	115	D36 / CLKOUT 1p	D36 / CLKOUT 1p		95	R21	R24p	5	53.599				JP2B	31
J2	116	D37 / CLKIN1p	D37 / CLKIN1p		96	L21	R17p	6	53.848 / 53.125	R88	See UM for CLKIN jumper selection. Move R103 to R101 for FPGA pin G21 (CLK4, DIFFCLK_2p) in Bank 6.		JP2B	32
J2	117	D38 / CLKOUT 1n	D38 / CLKOUT 1n		97	R22	R24n	5	53.705				JP2B	33
J2	118	D39 / CLKIN1n	D39 / CLKIN1n		98	L22	R17n	6	53.848 / 53.158	R88			JP2B	34
J2	119	+3.3VDD	+3.3VDD		99									
J2	120	+12VDD	+12VDD		100									
J2	121	D40 / LVDS_TX p8	D40 / LVDS_TX p8		101	F21	R11p	6	53.920				JP2B	35
J2	122	D41 / LVDS_R Xp8	D41 / LVDS_R Xp8		102	V14	B33p	4	53.835	R79			JP2B	36
J2	123	D42 / LVDS_TX n8	D42 / LVDS_TX n8		103	F22	R11n	6	53.848				JP2B	37
J2	124	D43 / LVDS_R Xn8	D43 / LVDS_R Xn8		104	U14	B33n	4	53.868	R79			JP2B	38
J2	125	+3.3VDD	+3.3VDD		105									
J2	126	+12VDD	+12VDD		106									
J2	127	D44 / LVDS_TX p9	D44 / LVDS_TX p9		107	H21	R14p	6	53.667				JP2C	3

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK4310 Connector	BRK 4310 Pin
J2	128	D45 / LVDS_R Xp9	D45 / LVDS_R Xp9		108	W17	B38p	4	54.377	R80			JP2C	4
J2	129	D46 / LVDS_TX n9	D46 / LVDS_TX n9		109	H22	R14n	6	53.702				JP2C	5
J2	130	D47 / LVDS_R Xn9	D47 / LVDS_R Xn9		110	Y17	B38n	4	54.381	R80			JP2C	6
J2	131	+3.3VDD	+3.3VDD		111									
J2	132	+12VDD	+12VDD		112									
J2	133	D48 / LVDS_TX p10	D48 / LVDS_TX p10		113	E21	R8p	6	53.638				JP2C	7
J2	134	D49 / LVDS_R Xp10	D49 / LVDS_R Xp10		114	P21	R23p	5	53.594	R81			JP2C	8
J2	135	D50 / LVDS_TX n10	D50 / LVDS_TX n10		115	E22	R8n	6	53.643				JP2C	9
J2	136	D51 / LVDS_R Xn10	D51 / LVDS_R Xn10		116	P22	R23n	5	53.674	R81			JP2C	10
J2	137	+3.3VDD	+3.3VDD		117									
J2	138	+12VDD	+12VDD		118									
J2	139	D52 / LVDS_TX p11	D52 / LVDS_TX p11		119	F19	R6p	6	53.580				JP2C	11
J2	140	D53 / LVDS_R Xp11	D53 / LVDS_R Xp11		120	U16	B40p	4	53.885	R82			JP2C	12
J2	141	D54 / LVDS_TX n11	D54 / LVDS_TX n11		121	F20	R6n	6	53.561				JP2C	13
J2	142	D55 / LVDS_R Xn11	D55 / LVDS_R Xn11		122	U17	B40n	4	53.817	R82			JP2C	14

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J2	143	+3.3VDD	+3.3VDD		123									
J2	144	+12VDD	+12VDD		124									
J2	145	D56 / LVDS_TX p12	D56 / LVDS_TX p12		125	D21	R7p	6	53.803				JP2C	15
J2	146	D57 / LVDS_R Xp12	D57 / LVDS_R Xp12		126	T14	B36p	4	54.310	R83			JP2C	16
J2	147	D58 / LVDS_TX n12	D58 / LVDS_TX n12		127	D22	R7n	6	53.848				JP2C	17
J2	148	D59 / LVDS_R Xn12	D59 / LVDS_R Xn12		128	T15	B36n	4	54.221	R83			JP2C	18
J2	149	+3.3VDD	+3.3VDD		129									
J2	150	+12VDD	+12VDD		130									
J2	151	D60 / LVDS_TX p13	D60 / LVDS_TX p13		131	C21	R4p	6	54.098				JP2C	19
J2	152	D61 / LVDS_R Xp13	D61 / LVDS_R Xp13		132	N19	R22p	5	54.131	R84			JP2C	20
J2	153	D62 / LVDS_TX n13	D62 / LVDS_TX n13		133	C22	R4n	6	54.009				JP2C	21
J2	154	D63 / LVDS_R Xn13	D63 / LVDS_R Xn13		134	N20	R22n	5	54.044	R84			JP2C	22
J2	155	+3.3VDD	+3.3VDD		135									
J2	156	+12VDD	+12VDD		136									
J2	157	D64 / LVDS_TX p14	D64 / LVDS_TX p14		137	B21	R3p	6	53.866				JP2C	23
J2	158	D65 / LVDS_R Xp14	D65 / LVDS_R Xp14		138	N18	R21p	5	54.014	R85			JP2C	24

[illegible]

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J1	52	JTAG_TMS	JTAG_TMC		36								JP1A	22
J1	53													
J1	54		JP3_JTAG_TMS	54									JP8	5
J1	55	JTAG_TDO	JTAG_TDO		37								JP1A	27
J1	56	JTAG_TDI	JTAG_TDI		38								JP1A	24
J1	57	CLKOUT0	CLKOUT0		39	V10	B15p	3	64.062				JP1A	29
J1	58	CLKIN0	CLKIN0		40	T21	CLK6, DIFFCLK_3p	5	64.404			pix_clk	JP1A	26
J1	59		OVP_FLAG	59									JP1A	17
J1	60		JP3_JTAG_TCK	60									JP8	1
J1	61	D0	D0		41	U9	B8p	3	64.389			pix_extclk	JP1A	31
J1	62	D1	D1		42	V8	B8n	3	64.455			pix_reset	JP1A	28
J1	63	D2	D2		43	Y3	B3n	3	64.389			pix_data[0]	JP1A	33
J1	64	D3	D3		44	Y6	IO	3	64.761			pix_trigger	JP1A	30
J1	65	+3.3VDD	+3.3VDD		45								JP1A/B/C	1
J1	66	+12VDD	+12VDD		46									
J1	67	D4 / LVDS_TXp0	D4 / LVDS_TXp0		47	L6	L16p	2	64.044			pix_data[1]	JP1A	35
J1	68	D5 / LVDS_RXp0	D5 / LVDS_RXp0		48	V6	B1p	3	64.976	R23		pix_strobe	JP1A	32
J1	69	D6 / LVDS_TXn0	D6 / LVDS_TXn0		49	M6	L16n	2	64.049			pix_data[2]	JP1A	37
J1	70	D7 / LVDS_RXn0	D7 / LVDS_RXn0		50	V5	B1n	3	64.964	R23		pix_data[9]	JP1A	34

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J1	71	+3.3VDD	+3.3VDD		51									
J1	72	+12VDD	+12VDD		52									
J1	73	D8 / LVDS_TX p1	D8 / LVDS_TX p1		53	M2	L17p	2	64.511			pix_data[3]	JP1B	3
J1	74	D9 / LVDS_R Xp1	D9 / LVDS_R Xp1		54	U7	B2p	3	64.520	R49		pix_data[10]	JP1B	4
J1	75	D10 / LVDS_TX n1	D10 / LVDS_TX n1		55	M1	L17n	2	64.577			pix_data[4]	JP1B	5
J1	76	D11 / LVDS_R Xn1	D11 / LVDS_R Xn1		56	U8	B2n	3	64.587	R49		pix_data[11]	JP1B	6
J1	77	+3.3VDD	+3.3VDD		57									
J1	78	+12VDD	+12VDD		58									
J1	79	D12 / LVDS_TX p2	D12 / LVDS_TX p2		59	M4	L18p	2	63.994			pix_data[5]	JP1B	7
J1	80	D13 / LVDS_R Xp2	D13 / LVDS_R Xp2		60	W6	B4p	3	64.093	R54		pix_sclk	JP1B	8
J1	81	D14 / LVDS_TX n2	D14 / LVDS_TX n2		61	M3	L18n	2	64.103			pix_data[6]	JP1B	9
J1	82	D15 / LVDS_R Xn2	D15 / LVDS_R Xn2		62	V7	B4n	3	63.133	R54		pix_sd ata	JP1B	10
J1	83	+3.3VDD	+3.3VDD		63									
J1	84	+12VDD	+12VDD		64									
J1	85	D16 / LVDS_TX p3	D16 / LVDS_TX p3		65	N2	L19p	2	64.365			pix_data[7]	JP1B	11
J1	86	D17 / LVDS_R Xp3	D17 / LVDS_R Xp3		66	AA5	B5p	3	64.203	R55		pix_fv	JP1B	12
J1	87	D18 / LVDS_TX n3	D18 / LVDS_TX n3		67	N1	L19n	2	64.393			pix_data[8]	JP1B	13

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J1	88	D19 / LVDS_R Xn3	D19 / LVDS_R Xn3		68	AA6	B5n	3	64.227	R55		pix_lv	JP1B	14
J1	89	+3.3VDD	+3.3VDD		69									
J1	90	+12VDD	+12VDD		70									
J1	91	D20 / LVDS_TX p4	D20 / LVDS_TX p4		71	P2	L20p	2	64.814				JP1B	15
J1	92	D21 / LVDS_R Xp4	D21 / LVDS_R Xp4		72	AB6	B6p	3	64.836	R56			JP1B	16
J1	93	D22 / LVDS_TX n4	D22 / LVDS_TX n4		73	P1	L20n	2	64.843				JP1B	17
J1	94	D23 / LVDS_R Xn4	D23 / LVDS_R Xn4		74	AB5	B6n	3	64.766	R56			JP1B	18
J1	95	+3.3VDD	+3.3VDD		75									
J1	96	+12VDD	+12VDD		76									
J1	97	D24 / LVDS_TX p5	D24 / LVDS_TX p5		77	R2	L21p	2	64.457				JP1B	19
J1	98	D25 / LVDS_R Xp5	D25 / LVDS_R Xp5		78	W7	B7p	3	64.677	R57		focus_scl	JP1B	20
J1	99	D26 / LVDS_TX n5	D26 / LVDS_TX n5		79	R1	L21n	2	64.474				JP1B	21
J1	100	D27 / LVDS_R Xn5	D27 / LVDS_R Xn5		80	Y7	B7n	3	64.683	R57		focus_sda	JP1B	22
J1	101	+3.3VDD	+3.3VDD		81									
J1	102	+12VDD	+12VDD		82									
J1	103	D28 / LVDS_TX p6	D28 / LVDS_TX p6		83	P4	L23p	2	64.426				JP1B	23
J1	104	D29 / LVDS_R Xp6	D29 / LVDS_R Xp6		84	AA7	B10p	3	64.606	R58		focus_sdi	JP1B	24

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-12295 3-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J1	121	D40 / LVDS_TX p8	D40 / LVDS_TX p8		101	V2	L25p	2	64.646				JP1B	35
J1	122	D41 / LVDS_R Xp8	D41 / LVDS_R Xp8		102	T10	B13p	3	64.643	R60			JP1B	36
J1	123	D42 / LVDS_TX n8	D42 / LVDS_TX n8		103	V1	L25n	2	64.645				JP1B	37
J1	124	D43 / LVDS_R Xn8	D43 / LVDS_R Xn8		104	T11	B13n	3	64.615	R60			JP1B	38
J1	125	+3.3VDD	+3.3VDD		105									
J1	126	+12VDD	+12VDD		106									
J1	127	D44 / LVDS_TX p9	D44 / LVDS_TX p9		107	R4	L27p	2	64.319				JP1C	3
J1	128	D45 / LVDS_R Xp9	D45 / LVDS_R Xp9		108	AA9	B18p	3	64.454	R61			JP1C	4
J1	129	D46 / LVDS_TX n9	D46 / LVDS_TX n9		109	R3	L27n	2	64.389				JP1C	5
J1	130	D47 / LVDS_R Xn9	D47 / LVDS_R Xn9		110	AB9	B19n	3	64.389	R61			JP1C	6
J1	131	+3.3VDD	+3.3VDD		111									
J1	132	+12VDD	+12VDD		112									
J1	133	D48 / LVDS_TX p10	D48 / LVDS_TX p10		113	W2	L28p	2	64.302				JP1C	7
J1	134	D49 / LVDS_R Xp10	D49 / LVDS_R Xp10		114	W10	B20p	3	64.4486	R62			JP1C	8
J1	135	D50 / LVDS_TX n10	D50 / LVDS_TX n10		115	W1	L28n	2	64.257				JP1C	9

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J1	136	D51 / LVDS_R Xn10	D51 / LVDS_R Xn10		116	Y10	B20n	3	64.389	R62			JP1C	10
J1	137	+3.3VDD	+3.3VDD		117									
J1	138	+12VDD	+12VDD		118									
J1	139	D52 / LVDS_TX p11	D52 / LVDS_TX p11		119	Y2	L29p	2	65.244				JP1C	11
J1	140	D53 / LVDS_R Xp11	D53 / LVDS_R Xp11		120	U11	B19p	3	64.818	R63			JP1C	12
J1	141	D54 / LVDS_TX n11	D54 / LVDS_TX n11		121	Y1	L29n	2	65.302				JP1C	13
J1	142	D55 / LVDS_R Xn11	D55 / LVDS_R Xn11		122	V11	B19n	3	64.736	R63			JP1C	14
J1	143	+3.3VDD	+3.3VDD		123									
J1	144	+12VDD	+12VDD		124									
J1	145	D56 / LVDS_TX p12	D56 / LVDS_TX p12		125	N7	L30p	2	65.100				JP1C	15
J1	146	D57 / LVDS_R Xp12	D57 / LVDS_R Xp12		126	AA10	B21p	3	64.473	R64			JP1C	16
J1	147	D58 / LVDS_TX n12	D58 / LVDS_TX n12		127	P7	L30n	2	65.108				JP1C	17
J1	148	D59 / LVDS_R Xn12	D59 / LVDS_R Xn12		128	AB10	B21n	3	64.389	R64			JP1C	18
J1	149	+3.3VDD	+3.3VDD		129									
J1	150	+12VDD	+12VDD		130									
J1	151	D60 / LVDS_TX p13	D60 / LVDS_TX p13		131	P6	L32p	2	64.200				JP1C	19

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-12295 3-01	FP GA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK43 10 Connector	BRK 4310 Pin
J1	152	D61 / LVDS_R Xp13	D61 / LVDS_R Xp13		132	P17	R30p	5	64.393	R65			JP1C	20
J1	153	D62 / LVDS_TX n13	D62 / LVDS_TX n13		133	R5	L32n	2	64.133				JP1C	21
J1	154	D63 / LVDS_R Xn13	D63 / LVDS_R Xn13		134	R17	R30n	5	64.417	R65			JP1C	22
J1	155	+3.3VDD	+3.3VDD		135									
J1	156	+12VDD	+12VDD		136									
J1	157	D64 / LVDS_TX p14	D64 / LVDS_TX p14		137	U19	R34p	5	64.232				JP1C	23
J1	158	D65 / LVDS_R Xp14	D65 / LVDS_R Xp14		138	T19	R31p	5	64.935	R66			JP1C	24
J1	159	D66 / LVDS_TX n14	D66 / LVDS_TX n14		139	U20	R34n	5	64.270				JP1C	25
J1	160	D67 / LVDS_R Xn14	D67 / LVDS_R Xn14		140	T20	R31n	5	64.925	R66			JP1C	26
J1	161	+3.3VDD	+3.3VDD		141									
J1	162	+12VDD	+12VDD		142									
J1	163	D68 / LVDS_TX p15	D68 / LVDS_TX p15		143	Y21	R35p	5	64.614				JP1C	27
J1	164	D69 / LVDS_R Xp15	D69 / LVDS_R Xp15		144	V21	R29p	5	64.079	R67			JP1C	28
J1	165	D70 / LVDS_TX n15	D70 / LVDS_TX n15		145	Y22	R35n	5	64.672				JP1C	29
J1	166	D71 / LVDS_R Xn15	D71 / LVDS_R Xn15		146	V22	R29n	5	64.177	R67			JP1C	30

Connector	Pin	HSMC	HSMC+ok	HSMC+ok Jumper Silkscreen	ASP-122953-01	FPGA Pin	FPGA Pin Description	I/O Bank	Length (mm)	LVDS Term RefDes	Comments	EVB 1007	BRK4310 Connector	BRK4310 Pin
J1	167	+3.3VDD	+3.3VDD		147									
J1	168	+12VDD	+12VDD		148									
J1	169	D72 / LVDS_TX p16	D72 / LVDS_TX p16		149	W21	R32p	5	64.355				JP1C	31
J1	170	D73 / LVDS_R Xp16	D73 / LVDS_R Xp16		150	U21	R27p	5	64.251	R68			JP1C	32
J1	171	D74 / LVDS_TX n16	D74 / LVDS_TX n16		151	W22	R32n	5	64.329				JP1C	33
J1	172	D75 / LVDS_R Xn16	D75 / LVDS_R Xn16		152	U22	R27n	5	64.237	R68			JP1C	34
J1	173	+3.3VDD	+3.3VDD		153									
J1	174	+12VDD	+12VDD		154									
J1	175	D76 / CLKOUT 2p	D76 / CLKOUT 2p		155	T5	L33p	2	65.126				JP1C	35
J1	176	D77 / CLKIN2p	D77 / CLKIN2p		156	N5	L22n	2	64.389 / 64.993	R70	See UM for CLKIN jumper selection. Move R112 to R110 for FPGA pin T2 (CLK2, DIFFCLK_1p) in Bank 2.		JP1C	36
J1	177	D78 / CLKOUT 2n	D78 / CLKOUT 2n		157	R6	L33n	2	65.127				JP1C	37
J1	178	D79 / CLKIN2n	D79 / CLKIN2n		158	P5	L26p	2	64.389 / 64.929	R70	See UM for CLKIN jumper selection. Move R114 to R116 for FPGA pin T1 (CLK3, DIFFCLK_1n) in Bank 2.		JP1C	38
J1	179	+3.3VDD	+3.3VDD		159									
J1	180	PRSNTn	PRSNTn		160						Present Detect			